數(shù)字集成電路設(shè)計(jì)英文簡(jiǎn)歷
| 數(shù)字集成電路設(shè)計(jì)英文簡(jiǎn)歷 |
| Resume number: | Updating date: | |||
| Name: | Nationality: | China (Mainland) | ||
| Current Place: | Tianhe | Height/Weight: | 183 cm kg | |
| Marital Status: | Single | Age: | 26 years |
| Career Objective and Work experience |
| Application type: | 00 | ||||||||||||
| Preferred job title: | IC Design/Application Engineer: assitant engineer 、 IC Testing Engineer: 、 : | ||||||||||||
| Working life: | 2 | Title: | |||||||||||
| Job type: | Full time | Expected Start date: | In a day | ||||||||||
| Expected salary: | ￥1,500--￥2,000 | Preferred working place: | Guangzhou Tianhe Haizhu | ||||||||||
| Work Experience : |
|
||||||||||||
| Educational Background |
| Name of School: | Beihang University | ||||||||||||||
| Highest Degree: | Master | Date of Graduation: | 2012-03-01 | ||||||||||||
| Name of Major 1: | Digital IC design | Name of Major 2: | |||||||||||||
| Education experience: |
|
||||||||||||||
| Language Ability |
| Foreign Language: | English | Level: | good |
| Chinese level: | excellent | Cantonese Level: |
| Relevant skills and abilities |
| Be familiar with circuit principle. understand FPGA artchitecture. Have the ability of coding and verification based on Verilog. Initiative,independent and good communication skill. Energetic in studying and working, and strong sense of responsibility Willing to learn and progress. being creative and good team-work spirit. love musice and basketball Accordion Grade Test(Level.7). National-level referee(Level.2.basketball) |
| Self-recommendation letter |
| Address: | |||
| Work Tel: | Home Tel: | ||
| Mobile Phone: | msn/QQ: | ||
| Email: | Web/Blog: | ||
【數(shù)字集成電路設(shè)計(jì)英文簡(jiǎn)歷】相關(guān)文章：
平面設(shè)計(jì)英文簡(jiǎn)歷范文07-10
工業(yè)設(shè)計(jì)英文簡(jiǎn)歷范例06-27
機(jī)械設(shè)計(jì)的英文簡(jiǎn)歷08-19
有關(guān)環(huán)境設(shè)計(jì)的英文簡(jiǎn)歷07-10
網(wǎng)頁(yè)設(shè)計(jì)師個(gè)人英文簡(jiǎn)歷09-14
服裝設(shè)計(jì)助理英文簡(jiǎn)歷09-03
設(shè)計(jì)師求職英文簡(jiǎn)歷封面09-24